Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	000000000	0000	0000	00000

Securing Computer Hardware Using 3D Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation

Frank Imeson

ECE, University of Waterloo

USENIX Security 13

Collaborators: Ariq Emtenan, Siddharth Garg, and Mahesh V. Tripunitara (Waterloo).

Introduction • 0	Attack Model	k-Security 0000	Layout Randomization	Summary 00000
Computer H	lardware			

- Computer Hardware = Digital IC
- Physical realization of digital logic
- Complex and ubiquitous



Credit: http://www.newsplink.com/2009/05/20/the-silicon-valley-trail/

Introduction

Attack Model

k-Security

Layout Randomization

Summary

Manufacturing Process

HDL

case(display_state)

Netlist

IC

```
UPDATE : begin
seg00_reg <= seg00;
seg01_reg <= seg01;
// update leds
if (count00[0]) begin
state <= UPDATE;
end
default : begin
ons00 <= 0;
display_state <= UPDATE;
end
endcase</pre>
```

Credit: www.theverge.com/2011/11/16/2565638/mit-neural-connectivity-silicon-synapse

Introduction	Attack Model	<i>k</i> -Security	Layout Randomization	Summary
00	•000000000	0000		00000
Threat M	lodel			



News story, May 2012: "Security backdoor found in US military chip made in [foreign country]."

Introduction	Attack Model	<i>k</i> -Security 0000	Layout Randomization	Summary 00000
Attack Ty	ypes			

Examples:

- Privilege escalation [King et al., LEET'08]
- Leaking private information [Skorobogatov et al., CHES 2012]



Credit: King et al., LEET'08





Credit: Cynthia Sturton, Matthew Hicks, David Wagner, and Samuel T. King. "Defeating UCI: Building stealthy and malicious hardware." In Security and Privacy (SP), 2011 IEEE Symposium on, pp. 64-77. IEEE, 2011.





Credit: Cynthia Sturton, Matthew Hicks, David Wagner, and Samuel T. King. "Defeating UCI: Building stealthy and malicious hardware." In Security and Privacy (SP), 2011 IEEE Symposium on, pp. 64-77. IEEE, 2011.

Introduction 00	Attack Model	<i>k</i> -Security 0000	Layout Randomization	Summary 00000
Example				





Introduction 00	Attack Model	<i>k</i> -Security 0000	Layout Randomization	Summary 00000
Example				





Introduction 00	Attack Model	<i>k</i> -Security 0000	Layout Randomization	Summary 00000
Example				





 Introduction
 Attack Model
 k-Security
 Layout Randomization
 Summary

 00
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000</t

Our Solution – Circuit Obfuscation

Full Adder Netlist



Obfuscated Netlist



 Introduction
 Attack Model
 k-Security
 Layout Randomization
 Summary

 00
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 000000
 00000
 00000
 <td

Our Solution – Circuit Obfuscation

Full Adder Netlist



Obfuscated Netlist



Introduction 00	Attack Model	k-Security 0000	Layout Randomization	Summary 00000
3D IC Te	chnology			



- Tiers are connected via bond points
- Wire only tiers are relatively inexpensive



(Obfuscated)

3D Xilinx FPGA

- 6.8 billion transistors
- 1,954,560 logic cells
- 21.55 Mbits of SRAM
- 46,512 Kbits of RAM
- 1200 user I/O
- 2.5D



 $\label{eq:credit:http://www.electroiq.com/articles/ap/2011/10/xilinx-fpga-boasts-6-8b-transistors.html \end{tabular}$

Summary

Introduction	on		Attack Model	<i>k</i> -Security 0000	Layout Randomization	Summary 00000
~						

Circuit Obfuscation with 3D Technology



Introductio	n At	tack Model	<i>k</i> -Security 0000	Layout Randomization	Summary
<i>c</i> .		1.1			

Circuit Obfuscation with 3D Technology



Introduct 00	tion At	ttack Model	<i>k</i> -Security 0000	Layout Randomization	Summary 00000
<u><u> </u></u>		1.1			





		0000	0000	00000
Introduction	Attack Model	k-Security	Layout Randomization	Summary





Introduction Attack Mode	Attack Model	k-Security	Layout Randomization	Summary
00	000000000	0000	0000	00000
A I N.4				





Introduction	Attack Model	k-Security	Layout Randomization	Summary
XA/I .	A I NI			

What an Attacker Needs to Do

• Input graphs G and H



What an Attacker Needs to Do

- \blacksquare Input graphs G and H
- Find subgraph isomorphisms



 Introduction
 Attack Model
 k-Security
 Layout Randomization
 Summary

 00
 00000000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 000

What an Attacker Needs to Do

- \blacksquare Input graphs G and H
- Find subgraph isomorphisms





Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	0000000000	●○○○		00000
k-Security				



Introduction 00	Attack Model	k-Security ●○○○	Layout Randomization	Summary 00000
k-Security				

Introduction 00	Attack Model	k-Security ●○○○	Layout Randomization	Summary 00000
k-Security				



Introduction 00	Attack Model	k-Security ●○○○	Layout Randomization	Summary 00000
k-Security				



Introduction	Attack Model	<i>k</i> -Security	Layout Randomization	Summary
00	0000000000	○●○○		00000
Computa	tional Comple	xity		

 $\langle G, H \rangle$ is *k*-secure \in **NP**-complete.

We investigated two approaches:

- Reduction to Subgraph Isomorphism and use of VF2 solver
- Reduction to SAT and use of MiniSAT solver



Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	0000000000	○○●○		00000
Cost vs. S	Security			

Cost = Number of hidden edges

Goal: Explore Cost vs. Security trade-off

Greedy approach

■ Start with no edges in *H*.



Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	0000000000	○○●○		00000
Cost vs. S	Security			

Cost = Number of hidden edges

Goal: Explore Cost vs. Security trade-off

Greedy approach

- Start with no edges in *H*.
- Greedily pick an edge to add to H that maximizes security.



Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	0000000000	○○●○		00000
Cost vs. S	Security			

Cost = Number of hidden edges

Goal: Explore Cost vs. Security trade-off

Greedy approach

- Start with no edges in *H*.
- Greedily pick an edge to add to H that maximizes security.
- Repeat.









Figure: Experiments on the c432 circuit, which contains 303 edges. The c432 circuit is a 27-channel interrupt controller.







Figure: Experiments on the c432 circuit, which contains 303 edges. The c432 circuit is a 27-channel interrupt controller.

Introduction 00	Attack Model	k-Security 0000	Layout Randomization	Summary 00000
Layout Ra	andomization			



Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	000000000	0000	● ○ ○○	00000

Layout Randomization



uction	Attack Model	k-Security	Layout Randomization	Summary
	000000000	0000	0000	00000

Layout and Routing Results



(a) Unsecure Circuit (b) Obfuscated Tier (c) Hidden Tier

Figure: Layout of c432 without any security (left), and the obfuscated (middle) and hidden tiers of an 8-secure version of c432 circuit. Green and red lines correspond to metal wires.





Figure: Comparison of the wire length distribution for the unsecured, obfuscated and hidden circuits. Also the hidden wire length distribution passes the χ^2 test when compared to a random distribution.

Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	000000000	0000	0000	00000
-				

Power and Delay Costs



Figure: Power and delay ratio calculated from base/unsecured circuit.

 Introduction
 Attack Model
 k-Security
 Layout Randomization
 Summary

 00
 000000000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 00000
 0000
 0000
 0

Case Study: DES Circuit

- Symmetric key-based encryption/ decryption algorithm.
- 35,000 gate implementation from OpenCores library.
- A fault in LSB of 14th round reveals secret key [3].



 Introduction
 Attack Model
 k-Security
 Layout Randomization
 Summary

 00
 000000000
 0000
 0000
 0000
 0000

Case Study: DES Circuit

- Symmetric key-based encryption/ decryption algorithm.
- 35,000 gate implementation from OpenCores library.
- A fault in LSB of 14th round reveals secret key [3].
- 16-secure circuit is obtained by removing only 13% of wires.
- Further lifting can increase security.





Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	000000000	0000	0000	00000

Impact on Attack Footprint

- Implemented a 64-secure DES circuit.
- 14th round LSB is actually 255-secure.
- 420x area overhead to attack a 255-secure gate.



duction Attack Model *k*-Security Layout Randomization

Summary

Raising the Bar on the Attacker



Attack 1 out of k gates

-or-

Attack all k gates



Introduction

k-Security

Layout Randomization

Related Work and References

Alina Campan and Traian Truta.

Data and structural k-anonymity in social networks. *Privacy, Security, and Trust in KDD*, pages 33–54, 2009.



Alex Baumgarten, Michael Steffen, Matthew Clausman, and Joseph Zambreno. A case study in hardware trojan design and implementation. International Journal of Information Security, 10(1):1–14, 2011.



Dan Boneh, Richard DeMillo, and Richard Lipton.

On the importance of checking cryptographic protocols for faults. In Advances in CryptologyEUROCRYPT97, pages 37–51. Springer, 1997.



F. Brglez.

Neutral netlist of ten combinational benchmark circuits and a target translator in fortran. In Special session on ATPG and fault simulation, Proc. IEEE Int. Symp. Circuits and Systems, June 1985, pages 663–698, 1985.



Y. Jin, N. Kupp, and Y. Makris.

Experiences in hardware trojan design and implementation. In Hardware-Oriented Security and Trust, 2009. HOST'09. IEEE International Workshop on, pages 50–57. IEEE, 2009.



S. h and C. Woods.

Breakthrough silicon scanning discovers backdoor in military chip. Cryptographic Hardware and Embedded Systems-CHES 2012, pages 23-40, 2012.

Introduction	Attack Model	k-Security	Layout Randomization	Summary
00	000000000	0000	0000	00000

Waterloo